

Refine Search

Search Results -

Term	Documents
(10 AND 4).PGPB,USPT.	20
(L4 AND L10).PGPB,USPT.	20

Database:

US Pre-Grant Publication Full-Text Database
 US Patents Full-Text Database
 US OCR Full-Text Database
 EPO Abstracts Database
 JPO Abstracts Database
 Derwent World Patents Index
 IBM Technical Disclosure Bulletins

Search:

L25

Search History

DATE: Wednesday, November 15, 2006

[Purge Queries](#)
[Printable Copy](#)
[Create Case](#)

Set
Name
 side by
 side

Query

Hit
Count

Set
Name
 result set

DB=PGPB,USPT; PLUR=YES; OP=OR

<u>L25</u>	14 and 110	20	<u>L25</u>
<u>L24</u>	14 and 19	20	<u>L24</u>
<u>L23</u>	14 and 18	7	<u>L23</u>
<u>L22</u>	14 and 17	35	<u>L22</u>
<u>L21</u>	14 and 16	71	<u>L21</u>
<u>L20</u>	15 and 110	29	<u>L20</u>
<u>L19</u>	15 and 19	29	<u>L19</u>
<u>L18</u>	15 and 18	9	<u>L18</u>
<u>L17</u>	15 and 17	49	<u>L17</u>
<u>L16</u>	15 and 16	96	<u>L16</u>
<u>L15</u>	13 and 110	37	<u>L15</u>

<u>L14</u>	l3 and l9	37	<u>L14</u>
<u>L13</u>	l3 and l8	14	<u>L13</u>
<u>L12</u>	l3 and l7	58	<u>L12</u>
<u>L11</u>	l3 and l6	134	<u>L11</u>
<u>L10</u>	(712/4,5,6,7)[CCLS]	310	<u>L10</u>
<u>L9</u>	(712/4,5,6,7)![CCLS]	310	<u>L9</u>
<u>L8</u>	(711/217-221)[CCLS]	1650	<u>L8</u>
<u>L7</u>	(712/2-22)![CCLS]	1859	<u>L7</u>
<u>L6</u>	(712/2-300)![CCLS]	12774	<u>L6</u>
<i>DB=PGPB,USPT,USOC,EPAB,JPAB,DWPI,TDBD; PLUR=YES; OP=OR</i>			
<u>L5</u>	L3 and (matrix or matrices or row\$1 or column\$1)	183	<u>L5</u>
<u>L4</u>	L3 and row\$1 and column\$1	130	<u>L4</u>
<u>L3</u>	L2 and (address\$3 or location\$1) near4 (start\$3 or begin\$5)	260	<u>L3</u>
<u>L2</u>	L1 and (dual or array or two or more multip\$7 or plur\$7) near4 point\$3	495	<u>L2</u>
<u>L1</u>	vector\$1 near5 register\$1 near25 (index\$4 or indices or point\$4)	1091	<u>L1</u>

END OF SEARCH HISTORY


[Home](#) | [Login](#) | [Logout](#) | [Access Information](#) | [All](#)

Welcome United States Patent and Trademark Office

Search Results

[BROWSE](#)[SEARCH](#)[IEEE XPLORE GUIDE](#)

Results for "(((vector*) <near/8> register* <and> (point*, index*, indices))<in>metadata)"

☒ e-mail

Your search matched 20 of 1431298 documents.

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

[View Session History](#)[New Search](#)

Modify Search

(((vector*) <near/8> register* <and> (point*, index*, indices))<in>metadata)

[Search](#)☐ Check to search only within this results set

Display Format:



Citation



Citation & Abstract

» Key

IEEE JNL IEEE Journal or Magazine

IEEE JNL IEEE Journal or Magazine

IEEE CNF IEEE Conference Proceeding

IEEE CNF IEEE Conference Proceeding

IEEE STD IEEE Standard

[view selected items](#)[Select All](#) [Deselect All](#)

- ☐ 1. **Stream register files with indexed access**
Jayasena, N.; Erez, M.; Ahn, J.H.; Dally, W.J.;
[High Performance Computer Architecture, 2004. HPCA-10. Proceedings. 10th International Sympos](#)
14-18 Feb. 2004 Page(s):60 - 72
Digital Object Identifier 10.1109/HPCA.2004.10007
[AbstractPlus](#) | Full Text: [PDF\(432 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ 2. **Reconfigurable vector register windows for fast matrix computation on the orthogonal multi**
Panda, D.K.; Hwang, K.;
[Application Specific Array Processors, 1990. Proceedings of the International Conference on](#)
5-7 Sept. 1990 Page(s):202 - 213
Digital Object Identifier 10.1109/ASAP.1990.145457
[AbstractPlus](#) | Full Text: [PDF\(540 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ 3. **Extracting multi-thread with data localities for vector computers**
Jang-Ping Sheu; Chih-Yung Chang;
[Parallel and Distributed Systems, 1994. International Conference on](#)
19-21 Dec. 1994 Page(s):466 - 473
Digital Object Identifier 10.1109/ICPADS.1994.590357
[AbstractPlus](#) | Full Text: [PDF\(736 KB\)](#) IEEE CNF
[Rights and Permissions](#)
- ☐ 4. **A restructurable VLSI robotics vector processor architecture for real-time control**
Sadayappan, P.; Ling, Y.-L.C.; Olson, K.W.; Orin, D.E.;
[Robotics and Automation, IEEE Transactions on](#)
Volume 5, Issue 5, Oct. 1989 Page(s):583 - 599
Digital Object Identifier 10.1109/70.88078
[AbstractPlus](#) | Full Text: [PDF\(1532 KB\)](#) IEEE JNL
[Rights and Permissions](#)
- ☐ 5. **A floating-point cell library and a 100-Mflops image signal processor**
Fujii, H.; Hori, C.; Takada, T.; Hatanaka, N.; Demura, T.; Ootomo, G.;
[Solid-State Circuits, IEEE Journal of](#)
Volume 27, Issue 7, Jul 1992 Page(s):1080 - 1088
Digital Object Identifier 10.1109/4.142605

- [AbstractPlus](#) | Full Text: [PDF](#)(915 KB) [IEEE JNL](#)
[Rights and Permissions](#)
- ☐ 6. **Fast vectorization for calculating a moving sum**
Kuo-Liang Chung; Wen-Ming Yan;
[Computers, IEEE Transactions on](#)
Volume 44, Issue 11, Nov. 1995 Page(s):1335 - 1337
Digital Object Identifier 10.1109/12.475130
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(232 KB) [IEEE JNL](#)
[Rights and Permissions](#)
- ☐ 7. **2.44-GFLOPS 300-MHz floating-point vector-processing unit for high-performance 3D graphi**
Ide, N.; Hirano, M.; Endo, Y.; Yoshioka, S.; Murakami, H.; Kunitatsu, A.; Sato, T.; Kamei, T.; Okao
[Solid-State Circuits, IEEE Journal of](#)
Volume 35, Issue 7, July 2000 Page(s):1025 - 1033
Digital Object Identifier 10.1109/4.848212
[AbstractPlus](#) | [References](#) | Full Text: [PDF](#)(216 KB) [IEEE JNL](#)
[Rights and Permissions](#)
- ☐ 8. **A high-performance embedded DSP core with novel SIMD features**
Derby, J.H.; Moreno, J.H.;
[Acoustics, Speech, and Signal Processing, 2003. Proceedings. \(ICASSP '03\). 2003 IEEE Internatir](#)
Volume 2, 6-10 April 2003 Page(s):II - 301-4 vol.2
Digital Object Identifier 10.1109/ICASSP.2003.1202354
[AbstractPlus](#) | Full Text: [PDF](#)(427 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ 9. **Irregular fine-grain parallel computing based on the slide register window architecture of Hil**
Smyk, A.; Tudruj, M.;
[Parallel Computing in Electrical Engineering, 2002. PARLEC'02. Proceedings. International Conf](#)
22-25 Sept. 2002 Page(s):39 - 43
Digital Object Identifier 10.1109/PCEE.2002.1115194
[AbstractPlus](#) | Full Text: [PDF](#)(271 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ 10. **Speculative dynamic vectorization**
Pajuelo, A.; Gonzalez, A.; Valero, M.;
[Computer Architecture, 2002. Proceedings. 29th Annual International Symposium on](#)
25-29 May 2002 Page(s):271 - 280
Digital Object Identifier 10.1109/ISCA.2002.1003585
[AbstractPlus](#) | Full Text: [PDF](#)(421 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ 11. **Registration of digital ophthalmic Images using vector mapping**
Ryan, N.; Henaghan, C.; Cahill, M.;
[Image Processing, 2000. Proceedings. 2000 International Conference on](#)
Volume 2, 10-13 Sept. 2000 Page(s):459 - 462 vol.2
Digital Object Identifier 10.1109/ICIP.2000.899449
[AbstractPlus](#) | Full Text: [PDF](#)(424 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ 12. **Tangent point oriented curve negotiation**
Boer, E.R.;
[Intelligent Vehicles Symposium, 1996... Proceedings of the 1996 IEEE](#)
19-20 Sept. 1996 Page(s):7 - 12
Digital Object Identifier 10.1109/IVS.1996.566341
[AbstractPlus](#) | Full Text: [PDF](#)(648 KB) [IEEE CNF](#)
[Rights and Permissions](#)

- ☐ 13. **Multithreading to Improve cycle width and CPI in superpipelined superscalar processors**
Goossens, B.; Duc Thang Vu;
[Parallel Architectures, Algorithms, and Networks, 1996. Proceedings. Second International Sympo;](#)
12-14 June 1996 Page(s):36 - 42
Digital Object Identifier 10.1109/ISPAN.1996.508958
[AbstractPlus](#) | Full Text: [PDF](#)(684 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ 14. **A VLSI robotics vector processor for real-time control**
Ling, Y.L.C.; Sadayappan, P.; Olson, K.W.; Orlin, D.E.;
[Robotics and Automation, 1988. Proceedings. 1988 IEEE International Conference on](#)
24-29 April 1988 Page(s):303 - 308 vol.1
Digital Object Identifier 10.1109/ROBOT.1988.12065
[AbstractPlus](#) | Full Text: [PDF](#)(648 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ 15. **The Supertrek S-1 mini-supercomputer**
Fung, M.;
[Comcon Spring '88. Thirty-Third IEEE Computer Society International Conference. Digest of Papers](#)
29 Feb.-3 March 1988 Page(s):116 - 118
Digital Object Identifier 10.1109/CMPCON.1988.4842
[AbstractPlus](#) | Full Text: [PDF](#)(180 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ 16. **A 100 MHz floating point/integer processor**
Taylor, G.; Rekow, A.; Radke, J.; Thompson, G.;
[Custom Integrated Circuits Conference, 1990. Proceedings of the IEEE 1990](#)
13-16 May 1990 Page(s):24.5/1 - 24.5/4
Digital Object Identifier 10.1109/CICC.1990.124789
[AbstractPlus](#) | Full Text: [PDF](#)(308 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ 17. **Built-in self-test in a 24 bit floating point digital signal processor**
Sakashita, N.; Sawai, H.; Teraoka, E.; Fujiyama, T.; Kengaku, T.; Shimazu, Y.; Tokuda, T.;
[Test Conference, 1990. Proceedings. International](#)
10-14 Sept. 1990 Page(s):880 - 885
Digital Object Identifier 10.1109/TEST.1990.114106
[AbstractPlus](#) | Full Text: [PDF](#)(360 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ 18. **Parallelizing a highly vectorized multigrid code with zebra relaxation**
Lioen, W.M.;
[Supercomputing '92. Proceedings](#)
16-20 Nov. 1992 Page(s):180 - 189
Digital Object Identifier 10.1109/SUPERC.1992.236695
[AbstractPlus](#) | Full Text: [PDF](#)(780 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ 19. **Design for testability in a 200 MFLOPS vector-pipelined processor (VPP)-ULSI**
Hagihara, Y.; Ohkubo, C.; Okamoto, F.; Yamada, H.; Takada, M.; Enomoto, T.;
[Test Symposium, 1992. \(ATS '92\). Proceedings. First Asian \(Cat. No. TH0458-0\)](#)
26-27 Nov. 1992 Page(s):223 - 228
Digital Object Identifier 10.1109/ATS.1992.224404
[AbstractPlus](#) | Full Text: [PDF](#)(572 KB) [IEEE CNF](#)
[Rights and Permissions](#)
- ☐ 20. **Evaluation of pseudo vector processor based on slide-windowed registers**
Nakamura, H.; Imori, H.; Yamashita, Y.; Nakazawa, K.; Boku, T.; Li, H.; Nakata, I.;